Statistics

Geometry range2.4 – 0.35 µm
ProcessesLow, Medium & High Voltage CMOS and BCD
Mask layer/week~100,000
Wafer size6” and 8”(future)
CleanroomClass 1 @0.1um
Cleanroom area4300 m2
Potential cleanroom expansion1600 m2